

# Series 16 SOFTWARE DOCUMENTATION

H316/DDP-516

PROGRAMMERS REFERENCE CARD

Honeywell

- SH = Shift instruction (16 bits)
- ADBR = A register (16 bits)
- B = B register (16 bits)
- C = Carry bit (C-bit)
- DP = Input/output device code
- EA = Effective address
- F = Input/output function code
- IRB = Input/output register bit
- IO = Input/output and test instruction
- MR = Memory reference instruction (Index bit, Direct address bit, and sector bit applicable)
- OTB = Output test instruction (Index bit, Direct address bit, and sector bit applicable)
- P = Program counter register (16 bits)
- PI = Program interrupt enable indicator
- SMK = Shift memory indicator (extended address operation)
- SC = Shift count

### SERIES 16 PERIPHERAL DEVICE CODES

CHARACTER	ASCII 63	MAG TAPE CODE
0	260	12
1	261	01
2	262	02
3	263	03
4	264	04
5	265	05
6	266	06
7	267	07
8	270	10
9	271	11
A	301	61
B	302	62
C	303	63
D	304	64
E	305	65
F	306	66
G	307	67
H	310	70
I	311	71
J	312	41
K	313	42
L	314	43
M	315	44
N	316	45
O	317	46
P	320	47
Q	321	48
R	322	49
S	323	52
T	324	51
U	325	24
V	326	25
W	327	26
X	330	27
Y	331	30
Z	332	31
Space	240	20
!	241	16
@	242	37
#	243	24
\$	244	53
%	245	75
&	246	14
'	247	34
(	252	74
)	253	75
*	252	60
+	252	33
-	254	49
.	255	25
/	257	21
:	272	15
; :	273	52
<	274	57
=	275	13
>	276	17
?	277	17
!	333	55
@	333	36
#	334	76
\$	335	36
%	336	77

### SUMMARY OF BASIC I/O CODES

OP	ASR 33/35	Description
OCF	'0004 Enable ASR-33/35 in input mode	
OCF	'0104 Enable ASR-33/35 in output mode	
SKS	'0004 Skip if ready	
SKS	'0104 Skip if not busy	
SKS	'0504 Skip if input not stop code	
INA	'X004 Input ASCII code if ready	
INA	'X004 Input binary code if ready	
OTA	'0004 Output ASCII code if ready	
OTA	'0204 Output binary code if ready	
OCF	'0001 Start paper tape reader	
OCF	'0101 Stop paper tape reader	
SKS	'0001 Skip if paper tape reader is ready	
INA	'X001 Input if paper tape reader ready	
OCF	'0002 Enable paper tape punch	
OCF	'0102 Paper tape punch power off	
SKS	'0002 Skip if paper tape punch is ready	
SKS	'0102 Skip if paper tape punch is enabled	
OTA	'0002 Output to paper tape if ready	

### SUMMARY OF DAP-16 PSEUDO-OPERATIONS

Code	Description
***	Address field set to zero
***	Op code set by program
ABS	Absolute Mode
BCI	Binary (ASCII) coded information
BES	Block ending with symbol
BSS	Block starting with symbol
BZZ	Block storage of ZEROs
CF1	Configuration DDP-116
CF3	Configuration H316
CF4	Configuration DDP-416
CFF	Configuration DDP-516
CALL	Call Subroutine
COMN	Put in common storage
CONN	Connect to Constant
DBP	Double Precision decimal to binary
DEC	Decimal to binary
E/ICT	Eject
END	End of source program
EQU	Equals
EXD	Enter extended desectoring
FIN	Finish; punch out literals
LIST	Generate listing
LOAD	Load Mode
LXD	Leave extended desectoring
MOR	More
NLIST	No listing
OCF	Octal to binary
ORIG	Origin
PTRG	Paper Tape Reader
REL	Relocatable mode
SETB	Set base sector
SUBR	Subroutine entry point
XAC	Define External Address Constant

### ASR-33/35 FUNCTION CONTROLS

Beil	Line Feed	Return	X on	X off	221	223	377
010057	02010	03000	X on	X off	221	223	377
13100X	1300X	1300X					
020003	02013	11000					
010040	11000	02000					
010000	02000	10040					
13100X	13100X						

X = 1 for High Speed Reader  
X = 4 for ASR

### NOTES:

- When writing magnetic tapes in even parity (BCD) mode, 0<sub>9</sub> is written as 12; conversely when reading in even parity, 1<sub>2</sub> is read as 0<sub>9</sub>.
- Upper case characters on ASR-33/35
- Upper case I
- Upper case M
- Upper case N

OP CODE	INSTRUCTION	TYPE	EXECUTION TIME (μSEC)
01	JMP	MR	0.96
02	LDA	MR	1.92
03	DLD*	MR	2.88
04	ANA	MR	1.92
05	STA	MR	2.88
06	DST*	MR	2.88
07	ERA	MR	1.92
08	EXC*	MR	1.92
09	ORA	MR	2.88
10	ADD	MR	1.92
11	SUB	MR	2.88
12	DSB*	MR	2.88
13	JST	MR	2.88
14	IAS	MR	2.88
15	ISB*	MR	2.88
16	IMA	MR	2.88
17	ISB*	MR	2.88
18	OCF	IO	1.92
19	OCF	IO	1.92
20	OCF	IO	1.92
21	OCF	IO	1.92
22	OCF	IO	1.92
23	OCF	IO	1.92
24	OCF	IO	1.92
25	OCF	IO	1.92
26	OCF	IO	1.92
27	OCF	IO	1.92
28	OCF	IO	1.92
29	OCF	IO	1.92
30	OCF	IO	1.92
31	OCF	IO	1.92
32	OCF	IO	1.92
33	OCF	IO	1.92
34	OCF	IO	1.92
35	OCF	IO	1.92
36	OCF	IO	1.92
37	OCF	IO	1.92
38	OCF	IO	1.92
39	OCF	IO	1.92
40	OCF	IO	1.92
41	OCF	IO	1.92
42	OCF	IO	1.92
43	OCF	IO	1.92
44	OCF	IO	1.92
45	OCF	IO	1.92
46	OCF	IO	1.92
47	OCF	IO	1.92
48	OCF	IO	1.92
49	OCF	IO	1.92
50	OCF	IO	1.92
51	OCF	IO	1.92
52	OCF	IO	1.92
53	OCF	IO	1.92
54	OCF	IO	1.92
55	OCF	IO	1.92
56	OCF	IO	1.92
57	OCF	IO	1.92
58	OCF	IO	1.92
59	OCF	IO	1.92
60	OCF	IO	1.92
61	OCF	IO	1.92
62	OCF	IO	1.92
63	OCF	IO	1.92
64	OCF	IO	1.92
65	OCF	IO	1.92
66	OCF	IO	1.92
67	OCF	IO	1.92
68	OCF	IO	1.92
69	OCF	IO	1.92
70	OCF	IO	1.92
71	OCF	IO	1.92
72	OCF	IO	1.92
73	OCF	IO	1.92
74	OCF	IO	1.92
75	OCF	IO	1.92
76	OCF	IO	1.92
77	OCF	IO	1.92
78	OCF	IO	1.92
79	OCF	IO	1.92
80	OCF	IO	1.92
81	OCF	IO	1.92
82	OCF	IO	1.92
83	OCF	IO	1.92
84	OCF	IO	1.92
85	OCF	IO	1.92
86	OCF	IO	1.92
87	OCF	IO	1.92
88	OCF	IO	1.92
89	OCF	IO	1.92
90	OCF	IO	1.92
91	OCF	IO	1.92
92	OCF	IO	1.92
93	OCF	IO	1.92
94	OCF	IO	1.92
95	OCF	IO	1.92
96	OCF	IO	1.92
97	OCF	IO	1.92
98	OCF	IO	1.92
99	OCF	IO	1.92

1.0.96 ± 0.68N  
11.1.6 ± 0.8N

- \* CPU must be in double precision mode
- \*\* Optional instruction.
- \*\*\* Instructions STX and LDX have the same operation code (15).
- \*\*\*\* STX has an index bit of 0; LDX has an index bit of 1.
- \*\*\*\*\* Instructions OTA and SMK have the same operations code (74); SMK has device address D=20 or 24; OTA has D=20 or 24.

CATEGORY	OP-CODE MNEMONIC	OP-CODE DCTAL	FUNCTION	TYPE	CATEGORY	OP-CODE MNEMONIC	OP-CODE DCTAL	FUNCTION	TYPE	CATEGORY	OP-CODE MNEMONIC	OP-CODE DCTAL	FUNCTION	TYPE
Load and Store	CRA	140040	$0 \rightarrow (A)$	G	Shift (cont.)	LLS	0411	$A_1 \rightarrow A_2, A_2 \rightarrow A_3, \dots, A_{15} \rightarrow A_{16}, A_{16} \rightarrow 0$	SH	Input/Output	DCP	14	$(FD_{15}) \rightarrow (ADR_{16})$ Direct Control If not ready, no input, execute next instruction. If ready, and $(F_7) = 1$ , $(IMB) \rightarrow (A)$ and skip next instruction. If ready, and $(F_7) = 0$ , $(IMB) \vee (A) \rightarrow (A)$ and skip next instruction.	IO
	LDA	02	$[EA] \rightarrow (A)$	MR		LRS	0401	Overflow Status $\rightarrow (C)$ $A_1 \rightarrow A_2, A_2 \rightarrow A_3, \dots, A_{15} \rightarrow A_{16}, A_{16} \rightarrow C$	SH		INA	54	If not ready, no output, execute next instruction. If ready, $(A) \rightarrow (OTB)$ , skip next instruction. Skip or execute next instruction depending on sense condition.	IO
	DLD*	04	$[EA+1] \rightarrow (A)$	MR		LLR	0412	$A_1 \rightarrow A_2, A_2 \rightarrow A_3, \dots, A_{15} \rightarrow A_{16}, A_{16} \rightarrow C$	SH		OTM**	74	If not ready, no output, execute next instruction. If ready, $(A) \rightarrow (OTB)$ , skip next instruction. Skip or execute next instruction depending on sense condition.	IO
	STA	04	$(A) \rightarrow [EA]$	MR		LRR	0402	$A_1 \rightarrow A_2, A_2 \rightarrow A_3, \dots, A_{15} \rightarrow A_{16}, A_{16} \rightarrow C$	SH					
	DST*	04	$(A) \rightarrow [EA+1]$	MR		LLL	0410	$A_1 \rightarrow A_2, A_2 \rightarrow A_3, \dots, A_{15} \rightarrow A_{16}, A_{16} \rightarrow 0$	SH					
	LDX**	15	$[EA] \rightarrow (X)$	MR		LRL	0400	$0 \rightarrow A_1, A_{16} \rightarrow B_1, B_2 \rightarrow C$	SH					
	STX**	15	$(X) \rightarrow [EA]$	MR		NRM*	000101	$A_1 \rightarrow A_2, A_2 \rightarrow A_3, \dots, A_{15} \rightarrow A_{16}, A_{16} \rightarrow 0$	G					
	IAB	000201	$(A) \rightarrow (B)$	G										
	SCA*	000041	$(SC) \rightarrow (A_{12-16})$	G										
	IMA	13	$0 \rightarrow (A_{1-11})$	MR										
Half Word	CAL	141060	$0 \rightarrow (A_{1-8})$	G	Control	CAS	11	If $(A_0) > [EA]$ , execute next instruction If $(A_0) = [EA]$ , skip next instruction If $(A_0) < [EA]$ , skip next two instructions $EA \rightarrow (P)$ Next instruction to be executed is at location EA	MR	TYPE MR (MEMORY REFERENCE)				
	CAR	141044	$(A_{9-16})$ are unchanged $0 \rightarrow (A_{9-16})$	G		JMP	01	$(P_{3-16}) \rightarrow [EA_{3-16}]$ ; $[EA_{1-2}]$ not changed to be executed is at $EA+1$ $[EA+1] \rightarrow [EA]$ ; if original $[EA+1] = 0$ , skip next instruction	MR					
	ICA	141340	$(A_{1-8}) \rightarrow (A_{9-16})$ $(A_1)$ is interchanged with $(A_9)$ $(A_2)$ is interchanged with $(A_{10})$ , etc. $(A_{1-9}) \rightarrow (A_{9-16})$	G		JST	10	$(P_{3-16}) \rightarrow [EA_{3-16}]$ ; $[EA_{1-2}]$ not changed to be executed is at $EA+1$ $[EA+1] \rightarrow [EA]$ ; if original $[EA+1] = 0$ , skip next instruction	MR					
	ICL	141140	$0 \rightarrow (A_{1-8})$	G		IRS	12	Skip next instruction	MR					
	ICR	141240	$(A_{9-16}) \rightarrow (A_{1-8})$ $0 \rightarrow (A_{9-16})$	G		SKP	100000	Skip next instruction	G					
Arithmetic	ADD	06	$(A) + [EA] \rightarrow (A)$	MR		SPL	100400	Skip next instruction if $(A_1) = 0$	G					
	DAD*	06	Overflow Status $\rightarrow (C)$ $(A, B) + [EA, EA+1] \rightarrow (A_{1-16}), (B_{2-16})$ $0 \rightarrow (B_1)$	MR		SMI	101400	Skip next instruction if $(A_1) = 1$	G					
	SUB	07	Overflow Status $\rightarrow (C)$ $(A) - [EA] \rightarrow (A)$	MR		SZE	100040	Skip next instruction if $(A) = 0$	G					
	DSP*	07	Overflow Status $\rightarrow (C)$ , $(A, B) - [EA, EA+1] \rightarrow (A_{1-16}), (B_{2-16})$ $0 \rightarrow (B_1)$	MR		SNZ	101040	Skip next instruction if $(A) \neq 0$	G					
						SLZ	101000	Skip next instruction if $(A_1) = 0$	G					
	MPY*	16	Overflow Status $\rightarrow (C)$ $(A) \times [EA] \rightarrow (A, B)$ , $(C)$ is unchanged	MR		SLN	101100	Skip next instruction if $(A_{16}) = 1$	G					
	DIV*	17	Remainder $\rightarrow (B)$ $(A, B) \div [EA] \rightarrow (A)$	MR		SRC	100001	Skip next instruction if $(C) = 0$	G					
	ACA	141216	Improper Divide Status $\rightarrow (C)$ Overflow Status $\rightarrow (C)$	MR		SSC	101001	Skip next instruction if $(C) = 1$	G					
	ADA	141206	Overflow Status $\rightarrow (C)$ $(A) + [EA] \rightarrow (A)$	G	SRL	100020	Skip next instruction if $(C) = 1$	G						
	TCA	140407	Two's complement $(A) \rightarrow (A)$ $(C)$ is unchanged	G	SRR	100004	Skip next instruction if $(S_2)$ is off.	G						
					SRA	100002	Skip next instruction if $(S_3)$ is off.	G						
					SSR	100036	Skip next instruction if all sense switches are off.	G						
	Logical	ANA	03	$(A) \wedge [EA] \rightarrow (A)$	MR	SS1	101020	Skip next instruction if $(S_1)$ is on.	G					
ERA		05	$(A) \rightarrow [EA] \rightarrow (A)$	MR	SS2	101010	Skip next instruction if $(S_2)$ is on.	G						
OMA		140401	$(A) \rightarrow (A)$	MR	SS3	101004	Skip next instruction if $(S_3)$ is on.	G						
CSA		140320	$(A_1) \rightarrow (C), 0 \rightarrow (A_1)$	G	SS4	101002	Skip next instruction if $(S_4)$ is on.	G						
SSM		140500	Bits 2 through 16 of A are not changed.	G	SS5	101036	Skip next instruction if any sense switches is on.	G						
SSP		140100	Bits 2 through 16 of A are not changed.	G	SPN*	100200	Skip on no memory parity error	G						
CHS		140024	$(A_1) \rightarrow (A_1)$ Bits 2 through 16 of A are not changed.	G	SFS*	101200	Skip on memory parity error	G						
					HLT	000000	Stop computer operation.	G						
					NOP	101000	No operation.	G						
					RCB	140200	$0 \rightarrow (C)$	G						
					SCB	149600	Enable interrupt, (PI indicator lights)	G						
					ENB	000401	Inhibit interrupt, (PI indicator extinguished)	G						
					INH	001001	$(C) \rightarrow (A)$	G						
				INK	000043	$(DP Mode) \rightarrow (A_2)$ $(PMI) \rightarrow (A_3)$ $0 \rightarrow (A_{2-11})$ $(SC) \rightarrow (A_{12-16})$ $(A_1) \rightarrow (C)$ $(A_2) \rightarrow (DP Mode)$ $(A_3) \rightarrow (PMI)$ $(A_{12-16}) \rightarrow (SC)$	G							
Shift	ALS	0415	Overflow Status $\rightarrow (C)$ $A_1 \rightarrow A_2, A_2 \rightarrow A_3, \dots, A_{15} \rightarrow A_{16}, A_{16} \rightarrow 0$	SH	OTK	171020	Enter Single Precision Mode	G						
	ARS	0405	$A_1 \rightarrow A_2, A_2 \rightarrow A_3, \dots, A_{15} \rightarrow A_{16}, A_{16} \rightarrow C$	SH	SGL*	000005	Enter Double Precision Mode	G						
	ALR	0416	$A_1 \rightarrow A_2, A_2 \rightarrow A_3, \dots, A_{15} \rightarrow A_{16}, A_{16} \rightarrow C$	SH	DBL*	000007	Enable Extended Addressing	G						
	ARR	0406	$A_1 \rightarrow A_2, A_2 \rightarrow A_3, \dots, A_{15} \rightarrow A_{16}, A_{16} \rightarrow 0$	SH	EXA*	000013	Disable Extended Addressing	G						
	LGL	0414	$0 \rightarrow A_1, A_{16} \rightarrow C$	SH	DXA*	000011	Enter Restricted Mode	G						
	LOR	0404	$0 \rightarrow A_1, A_{16} \rightarrow C$	SH	ERM*	001401	Enter Memory Parity Error	G						
					RMP*	000021	Reset Memory Parity Error	G						

NOTE: If extended mode, indirect bit plus 15 address bits

